Micro power AA) converter are required for power sensitive, battery-operated equipment such as hearing aids. This paper overviews the principles o f the 1S-bit 'Floating pointu converter and presents its implementation in a low voltage 2 p CMOS technology. The die area is 1.4 by 1.4 m m and the power consumption 50 pW at k1.25 V and 16 kHz sampling frequency. Measurement showed that the internal noise level is higher then expected resulting in a reduced dynamic range of 13 to 14 bits, Informal listening tests showed a very good speech quality.
INTRODUCTION
Progress in low-power microelectronics technology and digital signal processing has opened the way to numerous digital portable applications. In particular, new audio applications have been developed and exhibit a very fase growing market, Low power ND converters targeted for audio signals are thus required to reduce the overall power consumption and consequently the battery life.
Typically, for hearing aid devices, the audio signals cover a dynamic range of about 80 dB and to ensure satisfactory quality a bandwidth of 8 kHz must be provided. Though, because of masking properties of the human ear, the requirement on the noise level (SNR) is only about 30 dB [4].
The idea of a 'floating point' converter which separates dynamic range and resolution to decrease power consumption was presented in 1992 [I] . This f i i t design, however, did not fully meet ?he expectation when dealing with demanding audio signals. The concept was thus improved [3] resulting in a new 15-bit, 9 bits mantissa floating point N D converter. This paper focuses on the design and implementation of the above converter in a low voltage CMOS technology. Section 2 briefly reviews the revised 'floating point' N D converter while section 3, 4 and 5 deal with hardware realization. Section 6 presents the implementation results and section 7 concludes the discussion.
Fig-2.1: Block diagram offeoating point AfD
More preciseky, in Schaub's converter, the signal is fed to a programmable amplifier with gain settings ranging from 0 to 46.5 dlB in steps of 1.5 dB. They are set by an adaptation logic and the amplified signal is applied to a 6-bit quantizer (5-bit magnitude plus sign).
The five bits representing the magnitude of the quantized sample serve as the input to the adaptation logic which updates tlie gain of ?he programmable amplifier according to an adaptation table which is inspired by N.S. jayant's paper 1[2] on adaptive quantization of PCM signals. The multipliers are restricted to powers of Z"4, corresponding to approximately 1.5 dB steps and the target value is half the maximum amplitude range.
The performance of this converter was evaluated through simulations using male and female speech as well as music inputs. The input level of the test signals was adjusted to -30 dB with respect to the full range of the converter, correqmnding to realistic conditions in audio applications such as hearing aids. Typical SNR values around 26 dB resulted from these experiments.
Comparative listening tests using headphones still revealed noticeable differences between original and processed signals. Even though the amplified signal exceeded the fixed quantizer range in only a small fraction of time, the resulting clipping effect was clearly perceived.
Improving the signal to quantization noise ratio seemed straightforward at first glance. In if series of experiments the number of bits in the quantizer was repeatedly increased and the adaptation table was extended as required. The performance of the converter was observed by means of segmental SNR values computed for subsequent time intervals of 20 ms each. As long as the amplified input signal was within the range of the quantizer, improved SNR values were observed as expected. When the maximum amplitude of the quantizer was exceeded, however, the additional quantizer bits failed to improve the segmental SNR.
These effects are illustrated in figure 2.2. At the top a speech segment of 1 s duration is shown. Segmental SNR curves for Schaub's converter with an increasing number of quantizer bits are shown in the middle. 
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Since the intention is to develop a self-contained converter unit a time-varying alignment of the quantizer codeword to the output word in accordance with the applied gain in the input amplifier is required. Nevertheless, a on-chip multiplier is out of scope since it would result in a much higher complexity and power consumption.
h his former design, Schaub proposed to use look-up fables with pre-multiplied codewords. Unfortunately, the size of the look-up tables grows exponentially with the number of quantizer bits. Therefore, this approach is not very attractive in the case of quantizers with a higher number of bits.
In the fial design of the revised "relative precision" converter [3] the input gain is computed in 1.5 dB steps though the input amplifier changes are brought to effect only when they have accumulated to 6, -6, or -12 dB. Hence, shifting operations are sufficient for codeword alignment at the back end.
Simulations showed that segmental SNR values dropped by only 1 dB typically compared to the case where the amplifier gain is actually changed in 1.5 dB steps. Obviously, the previously introduced ''reserve bit" was quite helpful in this situation as well. To be precise, the performance curves at the bottom of figure 2.2 actually reflect the converter design with the coarse 6 dB gain adjustments already taken into account.
At the end of a series of comparative listening tests it was decided to implement a floating point converter with a W i t quantizer and a maximum gain of 36 dB, thus yielding a dynamic range of a 15-bit. with a given number of bits, the idea was to reduce the target value from half to a quarter of the maximum amplitude. In this way, a larger margin to protect against clipping was introduced. Segmental SNR values as well as comparative listening tests confirmed the expected improvement which are depicted at the bottom of figure 2.2.
The 'reserve bit' adaptation table for a 9 bit quantizer is presented on table 3.1 which shows both the increment / decrement values in dB and its two's complement representation. The magnitudes of column one are obtained from the six most significant bits of the coarse quantizer. The gain computation can thus take place as soon as the 6th bit is known. This time constraint as well as the seven gain values (0, 6, ..., 36 dB) are the starting point to the design of the adaptive gain.
The adaptive gain can be realized very simply with an inverting amplifier as described in figure 3.1. The gain value is given by the ratio of the total feed-back capacitor and C l . Such a structure uses a single active element and benefits from the good capacitor matching of CMOS technologies. Switches S1 to S7 are used to obtain the desired gain value while Srl and Sr2 guarantee a proper reset of the capacitors. A resistor R is used to reduce the bandwidth and consequently the noise level on C1. The scheduling of the adaptive gain is presented on figure 3.2. 'Bit #' indicates the bit presently computed in the coarse quantizer and its basic clock 'Ck'. 'A' is the moment at which the sixth bit is known and thus adaptation logic can start computing the control signals of S1 to S7 which are then set at 'B'. 'C' is the beginning of the core cycle i.e. when the analog signal to be converted is loaded on the input capacitor of the coarse quantizer. Two phases can thus be acknowledged i) Sin is open while dl the other switches are closed to ensure proper reset; ii) amplification takes place and Sin is closed while S 1 to S7 are set according to the adaptation logic. C1 is chosen in such a way that the sampled noise remains smaller then half a LSB. The maximal value of l 3 is defied by the load characteristic of C11 and ensures a load error smaller then half a LSB at switching time C (see figure 3 .2).
The active element is a two stages QTA as depicted in figure 3.3. It ensures both high output swing and relatively high DC gain while keeping the power consumption low. M7, M8 and Cc icre necessary to improve the stability. The specificxtions to design the OTA are the DC gain (> 60 dB) and the equivalent input (c 50 pV). This value depends on the input stage, which in the considered application consisted in a microphone and a pre-amplifier with a total noise level of 100 pV. Of course minimum power consumption is desired.
Using a 1.4 pA current results in an OTA which characteristics are given in table 3.2. The achieved power consumption is less then 16 pW at 51.3V and the phase margin is just sufficient.
A simple R-based, weak inversion current source [7] is used to polarize the OTA. The obtained polarization current is proportional to UT and consequently the transconductance: Gm of the differential pair of the OTA is independent of the temperature. Furthermore, if a poly resistor is used, the current becomes independent, in first approximation, of the supply voltage as well (FWFVdd4). The draw back though is the poor resistor precision resulting in poor Ip value precision.
I power dissipation (at k 1.3V) I 15.4 e-06 W 1 Leakage currents due to switches must be considered and the model of figure 3.4 can be used. ILin and ILback are the sum of the leakage currents of Sin and Sr2 and all feed back switches respectively. The resulting tension on the capacitors are given by equation 3.1. dU,., is the tension that should be applied on C1 which would result in dU, on C2. The global effect of the leakage currents, analyzed on C1 is thus given by 3.3. IEback and I~i n can legitimately be assumed constant as well as dt which is the load time shown in figure 4.2 (B to C). The overall result is thus an input offset, which is independent of the feed back capacitor value C2.
Another important parasitic effect is the charge injection due to the opening of Sri and Sr2. Each time Sri opens, injection takes place resulting in an voltage offset. The latter is nevertheless constant since the total capacitance on the negative input of the OTA does not depend on the onloff state of SI to S7. When Sr2 opens, charge injection OCCUTS on C 1. The accuracy of this type of converter is iimited by a few factors such as offset due to the active element and charge injection. The finite gain as well as capacitor nonlinearity and intrinsic noise also influence the accuracy. Finally the capacitor mismatch limits the maximum achievable SNIP. Though this stn~cture has very interesting advantages: the constant offset can be digitally corrected easily, the single active element is well suited for low power considerations and since capacitor matching is of some %c, a S N R of about 60 dB can be reached.
The floating point ND requires a coarse quantizer of 9 bits which is realized as a 8 cycles RSD converter. The converter presented in [5] can thus be redesigned with lightened specifications.
Sampled thermal noise, load characteristic and minimal area result in capacitors and resistors of 1.3 pF and 100 kQ respectively.
Spectral input noise density of 9e-7 VIHZO.~ and minimal slew rate (SR) of le6 VIS define the transistors sizes and polarization current of the OTA. This ensure that the load is not critically limited by SR and that the accumulated input noise Bevel, when computing the Base bit, is sufficiently low for the comparators to take the right decision. A polarization current of B pA is used, leading to a OTA power consumption of 16 pW (including control logic) at k 1.3 V.
ADAPTATION LOGIC
The block diagram of the adaptation logic is presented in figure 5 .1. The six most significant bits of the coarse quantizer are fed tQ a combinational logic LCI which compute four bits to code the 1.5 dB increment or decrement. The latter or an external value Gin depending on CTR, is used by the next block eo calculate and memorize the new gain. Three bits are used to code the seven (1, 2. 4, ...) possible values which are then fed to a second combinational logic LC2 where seven control signals are generated. for the N respectively P MOS switches of the adaptive gain stage The gain is also fed to the shifter for memorization and proper shifting of the coarse quantizer's output. 
IMPLEMENTATION
The 15-bit floating point AID converter was implemented in the ALP2 LV double metal double poly 2 pm technology from EM Micro6lectronique Marin. Standard cells CISEL-LIB from CSEM and full custom layout for the analog parts were used. Extra multiplexers and control pins were added to allow full characterization an$ study of the obtained chip. The total area is about 2.5 by 2.5 mm with a die size of 1.4 by 1.4 mm. The layout is given in figure 6 .1 where the upper section is the adaptation and control logic (4.900 transistors) while the lower section contains the adaptive gain (left) and coarse quantizer (middle).
The measured power consumption is 50 pW at k1.25V and 16 IrHz. Informal listening test showed very good audio quality for speech and music. Nevertheless, silences are tamished by noise. This is a common problem in AGC where the adaptive gain ceils at the highest gain resulting in maximum noise when the input signal is close to null.
Measurement of the offsets showed that the gain values are not perfectly doubled but remain in the error tolerance. As expected the behavior of the adaptive gain is very sensitive to the polarization of its OTA. The noise level i s also slightly higher then foreseen resulting in a reduced dynamic range of about 80 dB.
The coarse quantizer works perfectly and meets its specifications. 
CONCLUSIONS
AID converter separates dynamic range and resolution. This is well suited for audio applications where masking effects take place.
To decrease power consumption, the floating point A floating point converter has been implemented in a low voltage 2 pm CMOS technology. Its power consumption is 50 FW at rt 1.25 V power supply, 16 kHz sampling frequency and the die area is less then 2 mm2.
The dynamic range is about 80 dB and a very good audio quality is obtained.
Though, some improvements could be performed in order to reduce the internal noise of the adaptive gain as well as to decrease its sensibility to technological parameters ~ From a system level point of view, an elegant solution should be found to deal with null input signals. The adaptation table and strategy should also be investigated. Some experiments using a modified adaptation table showed that the reserve bit could be removed. The implications could be either a 6 dB higher SNR or a one bit smaller coarse quantizer or, better, a simpler adaptive gain. The two last propositions would lead to a lower power consumption.
The floating point converter might also be appropriate for other applications such as instrumentation. The adaptation table could be targeted for the processed signals and stored on-chip.
The floating point N D converter for audio applications was successfully implemented. A number of questions are nevertheless still open and deserve further studies.
